U.S. Department of Commerce, Patent and Trademark Office					Atty Dock	et No.	Serial No.			
						M-11822 US				
O INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)				
(Use several sheets if necessary)						Jack H. Yuan et al.				
JUL 2 Z 2002 (8)					Filing Date	Group				
U.S. Patent Documents						August 8, 2001		2185		
TRADEN	AR		U.S. P	atent Documents						
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriat			
	AA	5,043,940	Aug. 27, 1991	Harari			RECEI	VE		
	AB	5,070,032	Dec. 3, 1991	Yuan et al.			1			
	AC	5,095,344	Mar. 10, 1992	Harari		-	HUL 3 0	2002		
	AD	5,172,338	Dec. 15, 1992	Mehrotra et al.		iec	hology Center			
	AE	5,297,148	Mar. 22, 1994	Harari et al.						
	AF	5,313,421	May 17, 1994	Guterman et al.						
	AG	5,315,541	May 24, 1994	Harari et al.						
	AH	5,343,063	Aug. 30, 1994	Yuan et al.						
	AI	5,661,053	Aug. 26, 1997	Yuan						
	AJ	5,712,180	Jan. 27, 1998	Guterman et al.						
	AK	6,103,573	Aug. 15, 2000	Harari et al.						
			Foreign	Patent Documents						
						Tran	slatio			
		Document	Date	Country	Class	Subclass	Yes	No		
		OTHER A	RT (Including Au	ithor, Title, Date, Per	rtinent Pages,	Etc.)				
	AL.		t, International Elec	Memory Technology ctronic Devices Meeting						
	AM,	Takeuchi, Y., et al., "A Self-Aligned STI Process Integration for Low Cost and Highly Reliable 1Gbit Flash Memories," 1998 Symposium on VLSI Technology; Digest of Technical Papers, IEEE, Honolulu, Hawaii, June 9-11, 1998, pp. 102-103.								
	AN · Lee, Jae-Duk, et al., "Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation," Not Volatile Semiconductor Memory Workshop, IEEE, Monterey, California, August 12-16, 2001, pp. 90									
	AO-		Γrue Single-Transis L-8, No. 3, March	stor Oxide-Nitride-Ox 1987, pp. 93-95.	ide EEPROM I	Device, " <i>IEEI</i>	E Electron De	evice		
Examiner			Date Considered	d	·	<del> </del>		_		

U.S. Department of Commerce, Patent and Trademark Office						Atty Docket No.				
						M-11822 US		09/925,102		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s) RECEI				
(Use several sheets if necessary)						Jack H. Yuan et al. JUL 3 0 20				
						a •	Group Center			
JUL 2 2 2002 👸						Filing Date August 8, 2001		Center		
Examiner		<i>y</i>				August 6, 2001		2185		
We I	PADEMARK	/	U.S. P	atent Documents			T = =			
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing I If Approp			
	AP	6,151,248	Nov. 21, 2000	Harari et al.						
	AQ	6,222,762	Apr. 24, 2001	Guterman et al.						
			-							
			<del>-</del>							
				<u> </u>						
			Foreign	Patent Documents						
								slation		
		Document	Date	Country	Class	Subclass	Yes	No		
		OTHER A	ART (Including A	uthor, Title, Date, Per	rtinent Pages,	Etc.)	1			
	AR -			with MONOS Memory ts, Vol. 26, No. 4, Apri			Application,	,,		
	AS"	Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," <i>IEEE Electr Device Letters</i> , Vol. 21, No. 11, November 2000, pp. 543-545.								
	AT DiMaria et al., "Electrically-alterable read-only-memory using Si-rich SIO <sub>2</sub> injectors and a float polycrystalline silicon storage layer," <i>J. Appl. Phys.</i> 52(7), July 1981, pp. 4825-4842.									
	AU	Hori et al., "A MOSFET with Si-implanted Gate-Si0 <sub>2</sub> Insulator for Nonvolatile Memory Applications," IEDM 92, April 1992, pp. 469-472.								
Examiner			Date Considered	Date Considered						
EXAMINER	: Initial i	f reference consid	ered, whether or no	t citation is in conform	nance with MP	EP 609: Draw 1	ine through			
				opy of this form with y						